bugAVR C Runtime Library - Bugs: bug #49150, Incorrect bit definitions in...


You are not allowed to post comments on this tracker with your current authentication level.

bug #49150: Incorrect bit definitions in io90pwm3b.h

Submitter:  John Kasunich <jmkasunich>
Submitted:  Wed 21 Sep 2016 04:04:56 PM UTC
Category:  Header Severity:  4 - Important
Priority:  5 - Normal Item Group:  Header files
Status:  Confirmed Percent Complete:  0%
Assigned to:  None Open/Closed:  Open
Release:  2.0.0 Fixed Release:  None

Wed 21 Sep 2016 10:49:56 PM UTC, comment #1: 

Yes, it appears that these are incorrect. Thank you for your report.

Chris Pavlina <c4757p>
Group Member
Wed 21 Sep 2016 04:04:56 PM UTC, original submission:  

Two incorrect bit definitions in the General Timer/Counter Control Register GTCCR:

According to the Atmel datasheet (document 4317, section 13.4), ICPSEL1 is bit 6, and TSM is bit 7.

According to io90pwm3b.h, lines 261 & 262, those bits are 2 and 3 respectively.

I have confirmed that ICPSEL1 needs to be 6 by testing on actual hardware.

The incorrect definitions are present in version 2.0 and have been present since the file was added.  Odd that it hasn't been noticed before, although it does require special circumstances:  user must be doing captures with timer 1, and must be using capture input B, pin PB6.  (The default is to use input A, pin PD4.)

John Kasunich <jmkasunich>


(Note: upload size limit is set to 16384 kB, after insertion of the required escape characters.)

No files currently attached


Depends on the following items: None found

Items that depend on this one: None found


Carbon-Copy List
  • -email is unavailable- added by c4757p (Posted a comment)
  • -email is unavailable- added by jmkasunich (Submitted the item)



    Follow 3 latest changes.

    Date Changed by Updated Field Previous Value => Replaced by
    2016-09-21 c4757p Severity3 - Normal 4 - Important
        StatusNone Confirmed
        ReleaseAny 2.0.0

    Back to the top

    Powered by Savane 3.12