Simulavr: an AVR simulator - Bugs: bug #46339, no pull up in verilog simulation
bug #46339: no pull up in verilog simulation
Follow 2 latest changes.
Date | Changed by | Updated Field | Previous Value | => | Replaced by |
---|---|---|---|---|---|
2015-10-30 | zfrdh | Status | Confirmed | Fixed | |
Open/Closed | Open | Closed |
Powered by Savane 3.13-4b48.
Corresponding source code