patchSimulavr: an AVR simulator - Patches: patch #6781, Verilog VPI interface code (update...

 
 

You are not allowed to post comments on this tracker with your current authentication level.

patch #6781: Verilog VPI interface code (update & examples)

Submitter:  Onno Kortmann <onnokort>
Submitted:  Thu 12 Mar 2009 12:42:54 AM UTC
   
 
Category:  None Priority:  5 - Normal
Status:  Done Privacy:  Public
Assigned to:  onnokort Open/Closed:  Closed
Component Version:  simulavrxx

Tue 23 Mar 2010 09:15:47 PM UTC, comment #2: 

committed

Onno Kortmann <onnokort>
Group Member
Mon 23 Mar 2009 08:48:27 PM UTC, comment #1: 

Onno.. if I understand you correctly, this patch breaks nothing in an existing simulation but simply improves the Verilog? Right?

If so, does anyone see any reason not to apply this?

Joel Sherrill <joelsherrill>
Group administrator
Thu 12 Mar 2009 12:42:54 AM UTC, original submission:  

Major update of the Verilog VPI interface for SimulAVR.

The following two patches contain
1. an update of the verilog interface
2. a small set of examples for the verilog code


The changes to the interface are:
 - some parts of the interface are functions,
   some are tasks now (whatever fits better)
 - new methods to read/write the memory and read the program
   counter as well as to start the simulavrxx tracing
   functionality.

 - fixed a lot of memory leaks.


The examples patch contains one slightly more elaborate example which implements a single-pin communication protocol between two AVRs. The waveform on the wire as well as the program counters
and other states of the AVRs can be nicely viewed in GTKWave.

Note that the VPI interface will leak quite a lot of memory for longer runs. This is due to the memory leak bug which had been patched with the message "bugfix: memoryleakage fixed in Pin() (patch 0006 from Onno Kortmann, thanks)".
Unfortunately, this patch breaks other stuff, but when using the
verilog interface only, it should still be applied, as I noted no ill effects or came up with bad scenarios where this would
crash the verilog simulation.

Onno Kortmann <onnokort>
Group Member

 

(Note: upload size limit is set to 16384 kB, after insertion of the required escape characters.)

Attached Files
file #17656:  verilog-update.patch added by onnokort (18KiB - text/x-diff)
file #17657:  verilog-examples.patch added by onnokort (33KiB - text/x-diff)

 

Depends on the following items: None found

Items that depend on this one: None found

 

Carbon-Copy List
  • -email is unavailable- added by joelsherrill (Posted a comment)
  • -email is unavailable- added by joerg_wunsch (Updated the item)
  • -email is unavailable- added by onnokort (Submitted the item)
  •  

    There are 0 votes so far. Votes easily highlight which items people would like to see resolved in priority, independently of the priority of the item set by tracker managers.

     

    Follow 6 latest changes.

    Date Changed by Updated Field Previous Value => Replaced by
    2010-03-23 onnokort StatusNone Done
        Assigned toNone onnokort
        Open/ClosedOpen Closed
    2009-03-22 joerg_wunsch Component VersionNone simulavrxx
    2009-03-12 onnokort Attached File- Added verilog-examples.patch, #17657
    2009-03-12 onnokort Attached File- Added verilog-update.patch, #17656

    Back to the top

    Powered by Savane 3.13-4b48.
    Corresponding source code